Fin field effect transistors ͑FinFETS͒ are silicon-on-insulator ͑SOI͒ transistors with three-dimensional structures. As a result of some fabrication-process limitations ͑as nonideal anisotropic overetch͒ some FinFETs have inclined surfaces, which results in trapezoidal cross sections instead of rectangular sections, as expected. This geometric alteration results in some device issues, like carrier profile, threshold voltage, and corner effects. This work analyzes these consequences based on three-dimensional numeric simulation of several dual-gate and triple-gate FinFETs. The simulation results show that the threshold voltage depends on the sidewall inclination angle and that this dependence varies according to the body doping level. The corner effects also depend on the inclination angle and doping level.
In recent years, the downscaling of complementary metal-oxide semiconductor ͑CMOS͒ device dimensions as well as some mobility-improving techniques such as strained silicon have been the preferred solutions for achieving the necessary performance evolution for the growth of the microelectronics industry. Some alternative solutions have extended the possibility of scaling devices beyond the fundamental physical limits of bulk MOS transistors. The silicon-on-insulator ͑SOI͒ technology has been an extremely attractive solution in terms of performance and scalability.
1,2 The short-channel effects are remarkably reduced in thin SOI films compared to bulk silicon. From the experience of having the best control of inversion charge by back and front gates of fully depleted SOI devices, the idea of multiple-gate devices has been developed. [3] [4] [5] A direct application of this idea is the double-gate MOS field-effect transistor ͑FET͒, which has several architectural approaches addressing its theory and, mainly, its technological feasibility. These multiple-gate devices have introduced the concept of volume inversion; the minority carriers are spread out across the silicon film and not concentrated near the surface. 3 The FinFET architecture is one possible approach to multiple-gate devices. Figure 1 shows a perspective view of a double-gate FinFET device. It is a quasi-planar device with vertical channel, and its fabrication process does not differ significantly from the traditional SOI-CMOS process.
Triple-Gate FinFETs
FinFETs can also be implemented as triple-gate structures, because the top oxide can be thin enough to act as a top gate oxide. Triple-gate FinFETs differ significantly from double-gate FinFETs in some aspects. First, the top-gate surface may have a different crystal-plane orientation from the lateral-gate surfaces. This fact implies different surface mobilities as well as different oxidation rates. During fabrication, greater oxidation rates lead to thicker gate oxides.
Another identified phenomenon caused by the presence of the top gate is the corner effect, 6, 7 which occurs due to the overlapping of the influences of two gate planes near the device corners. The corner effect is characterized by the increase of inversion charge in the proximity of the corners, with immediate consequences to current-density distribution along the fin cross section. Figure 2 shows the cross section of a simulated triple-gate device and some electron-concentration level curves. A greater carrier concentration can be clearly seen near the top corners. A similar effect occurs at the bottom corners, depending on the substrate bias, due to the influence of substrate potential and the gate bottom edge. The curves were obtained from an Atlas numeric simulator using the Bohm quantum potential ͑BQP͒ model. BQP is implemented in the Atlas numeric simulator as a way to consider the effects due to confinement of carriers in small-geometry FETs. The simulated device has a silicon height H Fin of 50 nm, gate work function of 4.63 V, gateoxide thickness t ox = 2 nm, buried-oxide thickness t box = 100 nm, gate width W Fin = 50 nm, and gate length L = 60 nm. The device was biased with drain-to-source voltage V DS = 0.05 V, gate-tosource voltage V GF = 0.42 V ͑threshold voltage͒, and 0 V was the voltage applied below the buried oxide.
Nonrectangular Cross Sections
As a consequence of the limitations of process uniformity, most fabricated FinFETs present width variation along the vertical direction. 8 Hard-mask geometry transfer and nonideal anisotropic overetch can result in trapezoid or triangular fin structures. The etching process can also cause more irregular shapes, such as convex or concave sidewall structures. In Ref. 9 , the author presents some fin shapes from different references. Figure 3 shows these shapes for triple-gate FinFETs.
The impact of a nonvertical sidewall on the threshold voltage and on the corner effects of FinFETs has been analyzed through threedimensional simulation. Several double-gate and triple-gate devices of different doping levels, fin widths, and sidewall inclination angles were simulated, and the results are presented in this paper. Although the present work specifically addresses directly trapezoidal-shaped FinFET devices, the results may be extended to other nonvertical sidewall cross-sectional shapes.
Threshold Voltage Analysis
The threshold voltage is extracted directly from the drain current ͑I D ͒ vs gate voltage ͑V G ͒ curve of the simulated devices using the maximum transconductance change ͑MTC͒ method. 10 The MTC method defines threshold voltage as the gate voltage at which
. Threshold voltage of triple-gate devices may be influenced by the corner effects, because inversion occurs in the corners at lower gate voltages than in the rest of the device.
11 Some devices present more than one peak at the second derivative of the drain-current curve, 12 and others present a diffuse maximum with no definite peak. Triple-gate FinFETs may also present different threshold voltages for the top and lateral gates, due to diverse gate-oxide widths, caused by top and lateral different crystal orientations. For these reasons, the analysis of the sidewall inclination angle on the threshold voltage was done using double-gate devices. Figure 4 shows a double-gate FinFET in perspective. The simulated devices present gate-oxide thickness t ox = 3 nm, buried-oxide thickness t box = 200 nm, top silicon film width ͑W Fin top ͒ ranging from 10 to 50 nm, bottom silicon film width ͑W Fin bottom ͒ of 50 nm, silicon doping concentration ͑N a ͒ ranging from 10 15 to 2.5 ϫ 10 17 cm −3 , and interface charge densities of 3.0 ϫ 10 10 cm −2 . The gate is implemented with a midgap material. Fin height ͑H Fin ͒ is 100 nm for all devices. The inclination angle ranges from 0 to 11.3°. The channel length ͑L͒ varies from 200 to 400 nm. The Atlas device simulator v. 5.10 was used. , and 10 17 cm −3 . For this data set, the angle variation was obtained through the variation of the top silicon width, whereas the base silicon width and silicon height were maintained constant at 50 and 100 nm, respectively.
The short-channel effect ͑SCE͒ can be observed for all devices simulated, comparing the L = 200 nm to the L = 400 nm curves. When the inclination angle ͑͒ decreases, the SCE becomes worse because of the rise of silicon width at the top of the device, which implies less gate/channel control. The length of 400 nm is adopted for the study of the impact of the inclination angle ͑͒ over the threshold voltage, because the SCE is less significant.
It can also be observed in Fig. 5 and 6 that the slope of V th ϫ inclination angle depends on the doping level. The physical reason for this dependence is the silicon-film composition of charge. Actually, the composition of charge ͑depletion charge and inversion charge͒ in the silicon film has a strong influence on the thresholdvoltage behavior. Figure 7 shows the electron-concentration profile at half-length plane ͑L/2͒ in the silicon film at V G = V th for two doping levels and two silicon fin widths. For both doping levels, the electron concentration is above 10 16 cm −3 , and for devices with a width of 30 nm, the electron concentration is near 10 17 cm −3 . This means that, while the silicon-film charge is mostly composed of depletion charge for the device with a doping level of 10 17 cm −3 , for the device with a doping level of 10 15 cm −3 , the charge is predominantly composed of minority carriers, because the depletion charge 
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density is limited to 10 15 cm −3 . An immediate consequence of this different distribution of charge can be observed in the volumeinversion mechanism, which is more visible in the lightly doped device. As the doping level becomes higher, the carrier concentration rises near the silicon-oxide surface and decreases in the middle of the device. In an extreme situation the device could even approach partial depletion. In such a case, the potential profile would be nearly parabolic, and the threshold-voltage expression would be dominated by a term directly proportional to the fin width. This dependence of threshold voltage on fin width is an important issue when the possibility of applying double-gate threshold models such as Taur's 14 or Francis's 15 to FinFETs with inclined sidewalls is considered.
Francis's proposed model 15 departs from the assumption that the space-charge density is composed by the depletion charge, which has a concentration equivalent to the impurity concentration N A , and by the minority carriers, omitting only the contribution of the majority carriers to the total charge density. Therefore, the Poisson equation can be written as
where x is the depth in the fin width and y is the distance along the channel. All other symbols have their usual meanings.
In Fig. 8 , the resulting V th expression is plotted as a function of silicon-film width for parallel-wall devices. The results for the 10 17 doping level are close to those obtained in the three-dimensional simulation results of Fig. 6 , including the slope of V th ϫ W Fin . Unfortunately, this model has some restrictions due to the assumptions made for its derivation and cannot be applied to the lower doping levels simulated. 16 The Appendix presents Francis's model and restrictions.
Taur's model neglects the depletion charge in the Poisson equation and consequently can be applied only to undoped or lightly doped devices. The threshold voltage given by this approach is quite independent of the silicon-film width.
14 Both models mentioned before are based on classical device physics and do not consider the quantum-mechanical characteristic of ultrathin film devices, but for devices with silicon film width of 20 nm or above, they are still good approximations.
Although the analytic models do not consider the sidewall inclination angle, they can be applied to nonvertical sidewall devices with a simple adaptation, as follows. Figure 9 shows the threshold voltage extracted from the I D ϫ V G curve, using the MTC method, of some simulated devices. There are two different sets of transistors represented: parallel wall devices ͑ = 0°͒ and nonvertical sidewall devices. The values for nonvertical sidewall devices are: 0°for an average width of 50 nm, 2.9°for 45 nm, 5.7°for 40 nm, 8.5°for 35 nm, and 11.3°for 30 nm. For the first set, the average silicon width represents the uniform distance between lateral oxide interfaces. For the nonvertical sidewall devices, the average silicon width considered is given by ͑W Fin top + W Fin botton ͒/2. The threshold voltages of the nonvertical sidewall transistors are close to those of the parallel wall devices with the same average width for the three doping levels. From these results we propose the following modeling approach for V th . Depending on the impurity concentration, choose the applicable double-gate model and use the average width as the input to the model. The difference between the threshold voltages of nonvertical and vertical devices is less than 1.5% for the range studied. The worst case happens for the average width of 30 nm, when the nonvertical sidewall devices have the narrowest region ͑near the top͒ of only 10 nm. This approach can be extended to convex and concave sidewall structures but should be avoided for structures in which some silicon regions are narrower than 10 nm. In these regions the quantum-confinement effects begin to play important roles in the device behavior, and none of the studied models could be applied without some further analysis.
Corner Effect Analysis
The corner effect is characterized by the increment of the inversion charge earlier in the corners than in other regions of the device. Three-dimensional simulation is especially useful to the cornereffect study, because the electric field and the carrier concentration can be observed in any device region. In this work, the carrier concentration was observed at the device cross section perpendicular to the gate planes, like in Fig. 2 . The current direction is perpendicular to this plane. When the device is biased with a small drain-to-source voltage ͑0.05 V͒ and the gate-to-source voltage is increased, the channel inversion occurs first near the corners, then in the corner surroundings, and finally in the regions far from the corners. This occurs due to the higher electric field. In the corner region, the electric field is given by the sum of the influences of the electric fields of the adjacent gate planes. The current density across the perpendicular section is also higher at the corners for gate voltages near the device threshold. This regional inversion process cannot be directly observed in the current-voltage curves for the device parameters used in this work.
In order to evaluate the sidewall inclination-angle influence on the intensity of the corner effects, the electron concentration was chosen as an electrostatic parameter. A set of devices with different sidewall inclination angles and different doping levels was simulated under the same bias: V DS = 0.05 V and V GF = 0.44 V. The basic device for simulation is a trapezoidal cross-sectional triplegate FinFET, as shown in Fig. 2 . The geometric parameters and main physical dimensions are defined as for the double-gate device of Fig. 5 . For convex and concave shapes, the sidewall geometry near the corners is locally approximated by a tangent plane, with angle defined as in Fig. 1 . The simulated devices present gate-oxide thickness t ox = 2 nm, buried-oxide thickness t box = 100 nm, silicon doping concentration ͑N a ͒ ranging from 10 15 to 10 17 cm −3 , and interface charge densities of 3.0 ϫ 10 10 cm −2 . The channel length ͑L͒ is 200 nm. The three-dimensional simulator used was Atlas. 11 The angle ͑͒variation was obtained through the variation of the top silicon width ͑W Fin top ͒ from 30 to 70 nm, while the bottom silicon width ͑W Fin bottom ͒ and the silicon height ͑H Fin ͒ were maintained constant at 50 nm. The inclination angle ranged from −11 to 11°. Negative angles occur when the trapezium top is larger than the bottom.
The electron concentration data of the cross section located L/2 far from the drain were observed and the maximum value, which occurs at the top corner, was taken for each device. The results are plotted in Fig. 10 , as functions of the sidewall inclination angle, for doping levels of 10 , and 5 ϫ 10 17 cm −3 . For smaller angles, the electron concentration is higher, and consequently the corner effect is also higher. This result can be explained by the fact that, for smaller and especially for negative angles, the region near the corner is better coupled to the gate planes than to the other fixed potentials of the structure ͑drain, source, and substrate͒. As this angle is increased, the corner region is exposed to the influences of these other potentials. It can also be seen in Fig. 10 that, comparing the four curves of the four simulated doping levels, the corner effect is less meaningful at lower doping levels. This is a reasonable result, because the carrier distribution along the cross section of less-doped devices is more uniform and a large part of the carrier is not close to the silicon/gate-oxide interface and consequently not close to the corners. For the same reason, the slope of these curves also depends on the doping level; the higher the doping level, the higher the influence of the gate coupling over the charge distribution and the higher the angle influence on the corner effects.
Although the electron concentration is a good parameter for the corner-effect analysis, once it is directly related to the effect, it is important to analyze the consequences on the current distribution. The current density was observed at the same cross section as in the static analysis and for the same simulated devices. The chosen parameter for the dynamic analysis was the ratio between the maximum current density observed in the cross-section simulation nodes and the average current density in the same cross section, under the same bias, calculated by Expression 2
where J N is the normalized current density, J max is the maximum current density observed in the cross section, I DS is the drain-tosource current, and A is the cross-section area. The results obtained are plotted in Fig. 11 . The current behavior is coherent with the charge distribution; when there is a greater concentration of carriers at the corners, the current also grows. This coherence can be observed in the angle dependence as well as in the dopingconcentration dependence. As observed in the electronconcentration analysis, the strongest corner effect occurs for the smaller angle ͑−11°͒ and for the higher doping level ͑5 ϫ 10 17 cm −3 ͒. Besides the top-corner effects, a similar phenomenon takes place at the bottom corners. It is caused by the discontinuity ͑edge͒ of the lateral gate electrodes and the sum of electric fields of the lateral gate and the substrate. The static and dynamic observations were made through the same parameters used in the top-corner effect analysis, the electron concentration and relative maximum current density ͑J N ͒. The results are presented in Fig. 12 and 13 . The simulated devices are the same as those used for the top-corner analysis. The angle is defined in the same way as in the preceding analysis ͑see Fig. 3͒ , but, considering the geometry of the device, it is important to emphasize that when is increased, the top-corner angle is also increased, and the bottom-corner angle is decreased. The bottom-corner effect dependence on the sidewall angle is related to the coupling between the channel region and the lateral gate electrode. For greater angles ͑smaller trapezium bottom angle͒, the distance between the channel and the gate electrode is smaller, which implies better coupling and higher corner effects. This behavior can be observed in Fig. 12 and 13 .
Conclusions A set of dual-gate and triple-gate trapezoidal FinFETs with different sidewall inclination angles was simulated using a threedimensional numeric device simulator. The sidewall inclinationangle influences on the threshold voltage, on the body electron concentration, and on the current distribution were evaluated. The maximum relative current density and the maximum electron density were adopted as comparison factors for the corner-effect intensity. The results show that the inclination angle affects these device characteristics in different ways, depending on the body doping level. Threshold voltage rises as the angle increases for higher doping levels and decreases for smaller doping levels. The corner effect at the top of the devices decreases as the sidewall inclination angle increases. The bottom-corner effect has a weaker dependence on the inclination angle than the top.
Comparing the simulated doping levels, it can be seen that the corner effect is less significant at lower doping levels. This fact occurs because the current distribution along the cross section of such devices is more uniform and a large part of the current flows far from the silicon/gate-oxide interface, and consequently far from the corners. 
